The CDBC are quad cross-couple 3-STATE CMOS. NOR latches, and the CDBC are quad cross-couple STATE CMOS NAND latches. Each latch. Data sheet acquired from Harris Semiconductor. SCHSC – Revised March The CDB and CDB types are supplied in lead hermetic. CD datasheet, CD circuit, CD data sheet: TI – CMOS QUAD 3- STATE R/S LATCHES,alldatasheet, datasheet, Datasheet search site for.

Author: Toshura Faunris
Country: Kazakhstan
Language: English (Spanish)
Genre: Music
Published (Last): 16 April 2015
Pages: 311
PDF File Size: 8.30 Mb
ePub File Size: 18.73 Mb
ISBN: 339-4-40308-314-5
Downloads: 24319
Price: Free* [*Free Regsitration Required]
Uploader: Gardagul

I would disagree, but I may be missing the picture here. For this reason is important that the circuit is able to record a state change even if brief without any clock or external intervention.

CD4044 Datasheet

For this to work you need a pull-down resistor on every output. Why does this work? Thanks for the reply.

Look for “Wake-up on pin change”, not interrupt. EDIT — to clarify a few points in the design: Any suggestion on how to implement this otherwise?

As far as possible I want to keep it digital and without any high frequency line anywhere or, better said, well confined in their own “realm”: The CD is indeed the one I have in the design now.

But you all know how it works Post Your Answer Discard By clicking “Post Your Answer”, you acknowledge that you have read our updated terms of serviceprivacy policy and cookie policyand that your continued use of the website is subject to these policies.

Historical anecdotes on my other uses for RS latches. Sourcing it could be really troublesome. You can achieve the same externally in your PCB design, very easily albeit with a lower density, you’re right. By clicking “Post Your Answer”, you acknowledge that you have read our updated terms of serviceprivacy policy and cookie policyand that your continued use of the website is subject to these policies.


You matter to me! There’s a good chance that quiescent current added to the system by an extra logic IC would be greater than the current consumed by the MCU waking up and executing a handful of instructions.

Sign up using Facebook. Backup question maybe deserving its own question: Is there a reason why you have to use the fewest ICs? The most complex part by design is planned to be the MCU. Tony EE rocketscientist Email Required, but never shown. So you may then want to consider another alternative. I have toyed briefly with the possibility to use the Enable line, but was not sure if it would have cleared the latched states.

I had a sync.

Path-wise, the design difference wouldn’t look enormous, but would still be an improvement: Sign up using Email and Password. No system this complex dataseet shown up on this site. Yeah, looked at the D and JK logic, but that would require providing clock and wouldn’t be an “unattended” design as I plan to implement. Home Questions Tags Users Unanswered. Following up my previous comment: Datashret want to keep it flexible, both capability and power-usage wise and this requires balance.

Datasheets search archive of electronic components datasheets

I would probably need to contemplate it for quite some time to fully grasp it. Most MCUs inputs can’t be configured with internal pull-downs, only with pull-ups.

Their later comment says the MCU would be sleeping, before you posted your ‘answer’. Any way, take into account that the SNN has been obsolete for 25 years, its not a good idea to even consider datasheett part for a new design.

CD 데이터시트(PDF) – TI store

However the doubt stand. To conserve bandwidth, I only needed 1 bit in a synchronous “sub-frame” channel cd4044 send the analog signal as a digital FM signal of 0 to 1kHz. Comments like these are one of the many reasons for which I regret skipping all the theory in the electronic classes and being in the first line only when there was the risk to toast stuff. Looks like an SR is my only choice here, but my brain is just a drop of the ocean.


While not the ideal for the approach here simple, cheap and reliable circuit, with only the MCU as “critical complexity”I believe that your comment may deserve an answer by itself for posterity.


Zio Stampella 8 3. Hi, thanks for the reply! I would spare the fixed via to the enable having it routed to the MCU and used to control the reset AND the enable itself and would have all the resets linked together in a clean way. The shortcoming is that I have 4 separate resets, while ideally I would need only one. In this scenario a common reset channel on the IC would help maximizing the numbers of available latches in the same datasehet and make the circuit more elegant and simple.

Given the available info, this is probably the correct answer.

Datqsheet may be looking for this: Sign up or log in Sign up using Google. A state change on the inputs would wake the MCU – whereupon it reads the inputs cf4044 then goes back to sleep. While this is not a huge problem to solve and still match my requirements, the resulting design is not as clear as it would be with a single Reset and the density is lower, requiring me to use more ICs.